Realistic benchmarks are important for FPGA Architecture and CAD evaluation. This paper provides a demo illustrating how designs described in HDL can be converted to BLIF using the Titan flow, and used in academic CAD tools.
INTRODUCTION
One of the challenges of FPGA CAD and architecture research is utilizing realistic benchmark designs. This has traditionally been a difficult process, typically requiring significant modification to the original design. The Titan flow [1] enables real designs to be synthesized using Altera's Quartus II, and converted to the standard Berkeley Logic Interchange Format (BLIF), commonly used by academic FPGA logic synthesis and physical design tools.
This paper is organized as a tutorial illustrating how the HDL to BLIF conversion is performed within the Titan flow. 
INITIAL SETUP

VQM GENERATION
To generate BLIF, a Verilog Quartus Map (VQM) file must first be produced by Quartus II.
To enable VQM generation, hidden variables must be added to Quartus settings file (.qsf) before synthesis is performed. This is shown in Listing 2 for the Stratix IV family. The VQM is generated by first synthesizing and merging the design, and finally writing out the VQM. The commands are shown in Listing 3. In some cases a design (such as bitcoin small) contains encrypted IP. The offending IP can be identified in the Quartus .map.rpt file, as shown in Listing 4, and must be removed to generate a plain-text VQM. For the bitcoin small design, a modified top level HDL file that removes the encrypted IP has been provided. The top level of the design can be modified by changing the TOP LEVEL ENTITY assignment in bitcoin small.qsf to top unencrypted. Repeating Listing 3 should now generate an unencrypted VQM.
VQM TO BLIF CONVERSION
The plain-text VQM can now be converted to BLIF, using the vqm2blif tool, as shown in Listing 5. Advanced usage is described in vqm2blif's documentation. 5. RUNNING VPR The generated BLIF file can now be used in academic CAD tools that read BLIF. Figure 1 shows the placement generated by VPR [2] , created with the command shown in Listing 6. 6. CONCLUSION In conclusion, we have shown how to convert a circuit from HDL to BLIF using the Titan flow, and used it in an academic CAD tool. Quartus II synthesized the HDL and generated a VQM file which was converted to BLIF, with the vqm2blif tool. This flow offers an easy way to bring realistic designs into academic CAD flows with minimal modifications.
